

Principles of Concurrency

Lecture 11 Memory Models: Power and ARM

The IBM Power Memory Model

2

Highly relaxed, significantly more behaviors than possible under TSO

- Hardware threads can each perform reads and writes out-of-order, or even speculatively
- Arbitrary local reordering is allowed
- Does not support multi-copy atomicity: a write issued by a processor is not guaranteed to be visible to all other threads at the same time





Operational Model

3

Each thread, at each step in time, maintains a tree of committed and inflight instruction instances



Instruction i5 and i9 are branches for which the thread has multiple possible successors

When a branch is committed, all alternative paths are discarded

Actions become committed when the relevant address and value are determined ("satisfied" for reads, "committed" for writes)



Test Execution Diagrams

Thread 0	Thread 1	
x=1	y=1	
r1=y	r2=x	
Initial shared state: x=0 and y=0		
Allowed final state: r1=0 and r2=0		



Relations:

- po: program order
- -rf: reads-from

https://www.cl.cam.ac.uk/~pes20/ppcmem/

Message-Passing

MP-loc	p		Pseudocode
	Thread 0	Th	read 1
x=1	// write data	while (y==0) {}	// busy-wait for flag
y=1	// write flag	r2=x	// read data
Initial	state: $x=0 \land y=0$		
Forbi	dden?: Thread 1 reg	gister r $2 = 0$	



Allowed because (a) writes by Thread 0 are to distinct addresses and can be committed out-of-order; (b) reads performed by Thread 1 can be satisfied out-of-order

Is this outcome possible under SC?



Iterated Message-Passing



Thread 1 reads and writes to different addresses and can be thus reordered

MP+dmb/syncs	Pseudocode		
Thread 0	Thread 1		
x=1	r1=y		
dmb/sync	dmb/sync		
y=1	r2=x		
Initial state: $x=0 \land y=0$			
Forbidden: 1:r1=1 ^ 1:r2=0			



Memory fences (barriers) enforce ordering. Called "sync" on Power and "dmb" on ARM

maintains local ordering and fixes propagation order to other threads



6

IRIW and Coherence Ordering



Writes can be propagated to different threads in different orders



Principles of Concurrency, Spring 2022

Test CoWR : Forbidden

 ${\sf Test} \ {\sf CoRW}: {\sf Forbidden}$



Dependency Ordering

 Address dependency: value loaded by a read is used to compute the address used in a subsequent read or write

MP+dmb/sync+addr'	Pseudocode	
Thread 0	Thread 1	
x=1	r1=y	
dmb/sync		
y=&x	r2=*r1	
Initial state: $x=0 \land y=0$		
Forbidden: 1:r1=&x \land 1:r2=0		



- Control dependency: value loaded by a read is used to compute the value of a conditional that is program-order-before another read or write



Test MP+sync+ctrl : Allowed



Cumulativity



Test WRC+sync+addr : Forbidden



Test ISA2+sync+data+addr : Forbidden

Principles of Concurrency, Spring 2022



 ∇

 ∇